#37 (MISTAKE-Read Description) FUNCTION in verilog || It's Uses & features || explanation with code

Поділитися
Вставка
  • Опубліковано 3 лис 2024

КОМЕНТАРІ • 8

  • @skillsetlearner
    @skillsetlearner 8 місяців тому +1

    Great ❤🎉🎉 keep going

  • @circuitsanalytica4348
    @circuitsanalytica4348 3 роки тому +1

    Nice video sirji, really interesting....

  • @adilbasu7183
    @adilbasu7183 4 роки тому +1

    Very very helpful . Thanks

  • @vishalmoladiya2735
    @vishalmoladiya2735 3 роки тому +1

    Very nice sirji!!!!
    All dought clear about task vs function!
    But I think if we had task than no use of function...
    But if we return value then may be function required!

    • @ComponentByte
      @ComponentByte  3 роки тому +1

      Yes, it depends on the situation that What my logic demands.

  • @kotteswariR
    @kotteswariR 4 роки тому

    Thank you so much. it's very useful

  • @ParthPawar-c7f
    @ParthPawar-c7f 4 місяці тому

    if we use fork and join inside function then the statements inside it will act as non blocking assignments no .. as they will run parallely ??

    • @navyasree6112
      @navyasree6112 3 місяці тому

      Possible but without delays, although the function construct in Verilog has some limitations it executes once at simulation time ,that opposite of fork and join.
      We can use join_ none ( referred)
      I apologise if any wrong