Testbench example in Verilog HDL using Modelsim

Testbench example in Verilog HDL using ModelSim

[@ishaankhan4242]

you saved me ..thank u so much.. i was thinking about why object windows is empty