EP 101: Potential Induced Degredation and Paracitic Capacitance

Поділитися
Вставка
  • Опубліковано 17 вер 2024
  • JW and Paul discuss for the first time potential induced degredation or PID as well as Paracitic capacitance all aaround solar PV installations. This is an emerging issue. so lets look into it.

КОМЕНТАРІ • 13

  • @stevejagger8602
    @stevejagger8602 4 дні тому

    Thank you. Another new journey of understanding even if I am retired! I can inform other people and improve my own knowledge.

  • @Richardincancale
    @Richardincancale 5 днів тому +4

    The PID issue is interesting! It would seem to support the use of distributed micro-inverters, one per. panel typically, to keep the voltage on the panels down to minimal levels (~30 VDC) rather than stringing panels in series to centralised inverters? This also has the advantage that the power wiring is then just standard AC switching techniques rather than needing much more demanding DC switching and isolation.

  • @twitchlightning8377
    @twitchlightning8377 Годину тому

    On old systems this is a thing, more modern panels and optimised systems less so. You are about 15 years late to the party. Good to see JW back on YT. Cant understand why John, Dans the engineer, Sparky Ninja and Tom Nagy all stopped posting videos. Maybe the E5 group decided it was a bad thing to do? Hoping they all come back. Good work.

  • @andyb7813
    @andyb7813 5 днів тому

    Really interesting video, thanks guys

  • @darrencrannis
    @darrencrannis 5 днів тому +1

    551 covers overload of switchgear and enclosures - this is further clarified in AMD 4 DPC 👍

    • @e5Group
      @e5Group  5 днів тому +1

      We never even looked at amd 4. Lots to think on this stuff. God it’s getting harder.

  • @christopherturner1547
    @christopherturner1547 4 дні тому

    My home pv system is string and transformerless inverter and indeed measured mains Ac voltage to earth on the pv panel surface capacitively coupled to my head even at 2 meters distance and via the roof tiles. I will need to add an earthed screen inside the roof to protect the inhabitants brains. I can see how a magic box could energise the panel mountings to the same voltage as the panel semiconductors to eliminate PID (obviously with a current limit of a few milliamps).

  • @jamesphillips2285
    @jamesphillips2285 4 дні тому

    10:40 pretty sure P-N junction is talking about where Negative and Positive doped silicon meets.

  • @Richardincancale
    @Richardincancale 5 днів тому

    I know, I know, the two typos in the title is just to get engagement (like this)!!

    • @e5Group
      @e5Group  5 днів тому +1

      Yes I cannot spell… 🤦🏻‍♂️

  • @emcguinn2601
    @emcguinn2601 5 днів тому +1

    I was wondering where JW got to. Locked into his basement with an OJ and webcam it seems!

    • @e5Group
      @e5Group  5 днів тому +1

      No, busy with private things, planning new UA-cam things.

    • @emcguinn2601
      @emcguinn2601 5 днів тому +1

      @e5Group Always enjoyed JW's content, engineering mindset.