Розмір відео: 1280 X 720853 X 480640 X 360
Показувати елементи керування програвачем
Автоматичне відтворення
Автоповтор
This is the best Verilog beginner tutorial I’ve found so far by a huge margin, this was amazing! Thank you so much
Still, in 2021, the best Verilog tutorial for beginners. Thank you very much!
sir your work is extra ordinary i don't have words to praise your quality work
great explanation, even in 2024 :3 keep going
Basics are explained very precisely.....But i found it on last night of my exam
Thanks for the good tutorial video, sir.
Thank you so much for the content, very good and well explained, but where is the part 3, 4 of this series?
Could the statement c = a&b have also been written in the always block?
Very good, clear and concise. Thanks! 😉
Very good lessons
about how many logic cells would a full adder like this use in an standard Xilinx FPGA?
Can I ask that the x1, x0, in FullAdd_Display module are the s and c2 in the previous FullAdd module?
really thank you for good tutorialthe god protect you
thank you, great explanations
Sir, are you using digitial design using verilog by Stephen brown as reference ?
Thank you so much! Very well explained
What does register do?
They store values in them
thank you very much sir.
Thank you. Really helpfull !
thank you!
Thank you so much ;
Thank you!
thanks sir
I thought the convention is function(output, input, input...etc). But, I'm seeing X0 and X1 as output but Cin is also output. Maybe it's just me -- it looks like this is just inside a module and has not yet completed as a whole in terms of code.
This is the best Verilog beginner tutorial I’ve found so far by a huge margin, this was amazing! Thank you so much
Still, in 2021, the best Verilog tutorial for beginners. Thank you very much!
sir your work is extra ordinary i don't have words to praise your quality work
great explanation, even in 2024 :3 keep going
Basics are explained very precisely.....But i found it on last night of my exam
Thanks for the good tutorial video, sir.
Thank you so much for the content, very good and well explained,
but where is the part 3, 4 of this series?
Could the statement c = a&b have also been written in the always block?
Very good, clear and concise. Thanks! 😉
Very good lessons
about how many logic cells would a full adder like this use in an standard Xilinx FPGA?
Can I ask that the x1, x0, in FullAdd_Display module are the s and c2 in the previous FullAdd module?
really thank you for good tutorial
the god protect you
thank you, great explanations
Sir, are you using digitial design using verilog by Stephen brown as reference ?
Thank you so much! Very well explained
What does register do?
They store values in them
thank you very much sir.
Thank you. Really helpfull !
thank you!
Thank you so much ;
Thank you!
thanks sir
I thought the convention is function(output, input, input...etc). But, I'm seeing X0 and X1 as output but Cin is also output. Maybe it's just me -- it looks like this is just inside a module and has not yet completed as a whole in terms of code.