I have this error ERROR:HDLParsers:3014 - "C:/Users/...../FPGA/work/traffic_lights_top.vhd" Line 4. Library unit traffic_components is not available in library work.
Can someone explain to me how the lights simulate through the case state where he set s0 light to 100001 S1 light to 100010 S2 light to 100100 ..... So on I am trying to understand how the binary bits are set to each state . Would be helpful if you provide truth table
I'm not sure that I understand your question.. but you know that the bits of "lights" are ons/offs for the red of North-South set, yellow of North-South set, green of North-South set, red of East-West set, yellow of East-West set, green of East-West set, yes?
@@1stplace362 Well, the sequence is usually thought of as Red Yellow Green or Green Yellow Red, so that's why the numbers are chosen in that kind of order, & 100, 010 & 001 are "one hot encoding" choices. Does that help?
Hey LBEbooks, you are just plain amazing, man, just pure awesome!
Thank you for your explanations, your short video helped me understand better than hours of lectures.
This is what evergreen contents all about..
Thank you so much
I know this video is old but if you read this I would like to thank you sir
it helped me thanks man
Thank you sir. Today is my viva on this same assignment and you help me alot.
thank you so much, just wondering how to make the test bench using xilinx 14.5, tia
4:39 why signal count set to X"0" . any difference if that "0000" ?
it's the same thing , X stands for four digit
Yeah X is the hex representative
I loved the books, need debounce and double buffer coming off the button to prevent metastability.
Thank you
Significantly less confused than I was 8 minutes ago.
lol
Please I need some one to help me I need prg at vhdl to trafic system intelligent please
thank you sir, you help me so much for my test
can you give me the test bench for this ?
when I type U2: traffic , it says error traffic is not declared . I am new to vhdl , is there a library to include if working with two sources
the testbench reads green but my behavioural simulation says error for earlier errors
I have this error
ERROR:HDLParsers:3014 - "C:/Users/...../FPGA/work/traffic_lights_top.vhd" Line 4. Library unit traffic_components is not available in library work.
There is no separate traffic_components package in this example
Can someone explain to me how the lights simulate through the case state where he set s0 light to 100001
S1 light to 100010
S2 light to 100100
.....
So on I am trying to understand how the binary bits are set to each state . Would be helpful if you provide truth table
I'm not sure that I understand your question.. but you know that the bits of "lights" are ons/offs for the red of North-South set, yellow of North-South set, green of North-South set, red of East-West set, yellow of East-West set, green of East-West set, yes?
100 red 010 yellow and 001 green but idk how he decide that :(
@@1stplace362 Well, the sequence is usually thought of as Red Yellow Green or Green Yellow Red, so that's why the numbers are chosen in that kind of order, & 100, 010 & 001 are "one hot encoding" choices. Does that help?
can you please put a video for a simple vending machine with no change given to make ti simple
Can I have your email, I want to ask something about this
nice