Level of abstraction in Verilog | #2 | Verilog in English

Поділитися
Вставка
  • Опубліковано 24 гру 2024

КОМЕНТАРІ •

  • @BhaskarMurari-h5e
    @BhaskarMurari-h5e 26 днів тому +1

    Thank you for your best explanation

  • @enigmaenigma7638
    @enigmaenigma7638 2 роки тому +5

    Thanks a lot for crystal clarifications.
    Watched a lot videos on various modelling but didn't find like yours.
    Again thanks a lot from iqbaal khan

  • @techfun8528
    @techfun8528 3 місяці тому

    Thank You mam for bring us this HDL playlist. So please continue this playlist till end of that concept including backend also

  • @shivaReddy14455
    @shivaReddy14455 3 роки тому +3

    THANK YOU FOR CRYSTAL CLEAR EXPLANATION RECENTLY I JOINED IN A INSTITUTE BY PAYING U EXPLAINED BETTER THAN THEM..KEEP GOING LOTS OF OTHERS NEED YOU AND TRY TO POST SOME VLSI JOB VACENCIES /INTERNSHIPS

    • @vlsipoint
      @vlsipoint  3 роки тому +2

      Thank you so much Shiva!
      Join our telegram group, link is given in discription. Post your doubts there and be a part of productive discussion. This plateform is for you guys only, keep supporting and share the videos as much as possible ✌✌

    • @shivaReddy14455
      @shivaReddy14455 3 роки тому +1

      Thankyou 😊 joining the group now🤝

  • @santoshkalla4028
    @santoshkalla4028 2 роки тому +5

    It’s helping me a lot thank u for your video and i have joined in your telegram

    • @vlsipoint
      @vlsipoint  2 роки тому

      Thanks for watching Santosh!
      Keep supporting ✌✌

  • @BusinessMan-ot9rc
    @BusinessMan-ot9rc 2 місяці тому +1

    Thank you mam🎉

  • @bobosilas3574
    @bobosilas3574 Рік тому +1

    nice lecture, i love this

  • @keeplearning9079
    @keeplearning9079 2 роки тому +1

    Simply superb mam.
    Mam if you provide your notes too it will really useful for learners like me.

  • @harihemanth04
    @harihemanth04 Рік тому +1

    Thank you ma'am

  • @lalbabukumar5215
    @lalbabukumar5215 3 роки тому +1

    thanku mam your way of explain is osm.plse make more video on verilog .if mam you will provide pdf of lecture it will very helffull for us

    • @vlsipoint
      @vlsipoint  3 роки тому +1

      Thanks for watching! Surely will provide the pdf.
      Stay connected ✌✌

  • @gvenkatesh6671
    @gvenkatesh6671 2 роки тому

    Hi Mam, please explain FIFO and application and where it is used in real time projects, it helpful for so many students, please make a note do ASAP

  • @yaswanthsharma5401
    @yaswanthsharma5401 5 місяців тому

    Madam telegram link is expired madam

    • @vlsipoint
      @vlsipoint  5 місяців тому +1

      link is given in about section, pls check

  • @kingwon7995
    @kingwon7995 2 роки тому

    Hello Ma'am!!
    Please can you make a series on VHDL Language too!!

  • @vivekanandarajagiri1195
    @vivekanandarajagiri1195 2 роки тому +4

    Lowest level of abstraction is switch level

  • @kaipubrahmareddy1908
    @kaipubrahmareddy1908 2 роки тому

    nice mam

  • @snehithreddy5576
    @snehithreddy5576 10 місяців тому

    it will be more understandable if explain with examples

  • @avinashbollu7603
    @avinashbollu7603 2 роки тому

    Mam telegram link is not opening

  • @kaipubrahmareddy1908
    @kaipubrahmareddy1908 2 роки тому

    give me telegram group name or post the link mam,In bio showing invalid the link mam please send me mam

  • @shanyuth836
    @shanyuth836 8 місяців тому

    I have 2 doubt in switch level code. 1. In supply1 vdd and supply0 vss what is this supply1& supply0 ? Is this a data type or a keyword for voltage?.
    2. Are Pmos & nmos built module names or user should create?

  • @ahmadnehal6829
    @ahmadnehal6829 7 місяців тому +1

    will you give this pdf for notes

    • @vlsipoint
      @vlsipoint  5 місяців тому

      ping me on LinkedIn, will share the pdf