CMOS NAND Gate

[@TutorialsPoint_]

Check out Digital Electronics courses at: bit.ly/3aIM1ur
Use coupon "UA-cam12" to get FLAT 12% OFF

[@shivamsoliya6529]

You've explained every logic circuits perfectly.
Heartily grateful to you ma'am.

[@maverick189]

Scoured the whole of YT and still got confused regarding this, yet you explained it so easily so fast ma'am, incredibly simplified and well taught maam

[@subarnamondal3787]

the way u discussed was very nice...understood the entire thing clearly...keep making videos...

[@mdmonazirkhalifa3997]

Thank you ma'am for the simple and good way explanation

[@matthewghere7765]

This channel is goated. You are the reason I am passing my EE classes in undergrad

[@uzmasakhiullah3792]

Oooo thank you so much dear mam❤❤i have seeing this before two days of exams ....n i got it 😍😍❤❤once again thank u❤

[@prohightension2000]

Thank you for making this so easy to understand!! You saved a lot of my time :)

[@shahistaa8723]

ur a great teacher each students dream to have..just by one explanation urs we will understand everything.. 🙏🙏🙏..great guru ur..

[@Car-infotech8055]

maam you teach me in very easy way . i watch many video but i understood only through your lecture .

[@anime_thrones_endgame]

how i get this full play list..????🙄🙄🙄

[@harichandanaveerandi1963]

Sister u explanation is gud but if u provide captions it is helpful fr us fr writing notes hope u consider it

[@bonerici]

I had no problem understanding her to be honest

[@jayantmishraES]

Muchas Gracias mi maestra para ayudándome . Que significa mucho para mí

[@kqapex4852]

Our sir sent us back to learn this and come for viva or else he will roast us..after watching your video we got 10/10!!! Superb ma'am ❤️😀😀😀

[@ngarambefrancois5319]

You answering my questions well, thanks

[@vijayvaghela4632]

Very nice explanation mam..
Great
👍👌👍👌👍👌👍👌👍👌

[@eddytech2229]

Nice presentation
Clearly explanation
Thank u ❤️❤️

[@circuitsanalytica4348]

Yes really nice video and nice explanation

[@shivanisorte7088]

brilliant video ma'am. thank you so much

[@circuitsanalytica4348]

Yes, really nice video, isn't it?

[@aryandhakad8495]

This video u not put it in playlists,sis

[@saicharan3367]

Mam,in c mos nandgate,what is the use of connecting two n mosfets rather than connecting it directly to the ground as that of p mos nandgate.i mean that the use of those two nmosfets has no effect.i.e the output is dependent on pmosfets.

[@vijayalakshmi9591]

Will u teach NA(network analysis)..

[@n.p.9997]

Great explaination. Thank you mam.

[@champ4753]

thank you madam😇blessings be on u

[@pmbolivia5085]

best explication ever....thank u !

[@circuitsanalytica4348]

Yes, really nice video....

[@mdmonazirkhalifa3997]

Ma'am please make a video on 3 inputs NAND AND NOR GATES BY CMOS

[@danielamare2685]

woow beauty lady your tutor is very nice!! Thank you very much!

[@circuitsanalytica4348]

Really nice video, isn't it?

[@bunkey_085]

thanks for this wonderfull explanation

[@dinijatt5615]

Easy to understand explanation

[@mahmoudalien]

Amazing Video, Thank you

[@hamzachaudhary2755]

if we will invert positions of NMOS & PMOS so it will become AND gate? Please help, thanks

[@Joyful470]

I also notice this..

[@circuitsanalytica4348]

No, if you use an inverter at the output it will work as an and gate.

[@valliyappans9949]

good and clear explanation.. Thank you mam

[@circuitsanalytica4348]

Yes really nice videos

[@wil00000]

ótima explicação, obrigado!

[@circuitsanalytica4348]

Can you please repeat in English.....

[@vanshverma2647]

OP EXPLANATION👌👌👍

[@JASPREETSINGH-dx9ju]

mam you explain very perfect

[@circuitsanalytica4348]

Yes really nice explanation....

[@vanikoduru403]

Very good explanation

[@increderereddy-md5vv]

Can you Draw a NAND gate using only 3 transistors?

[@manishshrestha2539]

Yet we are where we begin...
What's piety and impiety?

[@wolfzzf]

Very nice tutorial

[@N_santosh]

How u drawn the diagram mam

[@venkatanaveenmorla7513]

Nice explanation Mam thank u very much

[@jyothiss7066]

is the connection to ground is necessary for a 0 o/p? ie, if the o/p is neither connected to Vdd nor ground, will it give a 0 o/p?

[@circuitsanalytica4348]

No, output will be at high impedance state. In this case output is either 0 or 1

[@yeswantyadav3277]

Excellent Explination mam

[@rahulrajalingam8432]

Mam your teach is very good & I have one dout did you explain the ECL in next video

[@circuitsanalytica4348]

Shall I make video on ECL?

[@circuitsanalytica4348]

Nice video....

[@saiabhinpatil2958]

Nice explanation madam

[@vikrantnegi6190]

Mam what is CMOS two four input NAND gate

[@vikramsimha70]

Thanks for your class mam

[@abhigyandeori9085]

Ma'am please make a tutorial on SRAM

[@circuitsanalytica4348]

Shall I make a video on SRAM?

[@remandey4368]

Thank u so much...

[@vanikoduru403]

Easily understandable.....

[@umamaheswari-cr1bp]

2 input nand gate using cmos Ela construct chestaroo cheppandi

[@circuitsanalytica4348]

Can you repeat in english?

[@mahithareddy7874]

can u share and gate and or gate by using cmos

[@circuitsanalytica4348]

I will make a video on and and or gate. Shall I. ? It is very easy, connect a not gate at the output of NAND and nor gate?

[@reetupoudel4141]

Thank u😊

[@nazmul817]

MANY MANY THANKS

[@saimanojmanoj8966]

teams.microsoft.com/l/message/19:[e-mail]2/1598413137848?groupId=112929d5-7a03-4aab-897b-8cbc9e4e254f

[@GILAD555]

Great explanation!

[@vidhyabhodana954]

The way you explained is good but why cant you draw the circuit while explaining rather drawing it at first

[@Naveenkumar-he9jk]

Your explanation good madam

[@sanjayss5584]

Your really great mam and thanks mam

[@akashjaiswal2693]

Ty madam for explanation

[@chandramoulisharma3312]

how can I draw this structure with the help of nand truth table....

[@circuitsanalytica4348]

Realise the circuit using NMOS, then take complement of that network, means if NMOS is a shunt network, PMOS becomes series network and vice versa

[@circuitsanalytica4348]

For a NAND gate, output is 0 if both inputs are high, that means pulldown network should conduct when both inputs are 1.This happens if and only if NMOS transistors are in series. If any one of the inputs is 0, output must be 1. That means PMOS should conduct if any one of the two inputs is 0. That means PMIS are in shunt - just opposite to the NMOS connection

[@saipavithra4630]

Madam can u provide notes

[@notrahul9572]

Op explanation🔥

[@md.mokshudulmomin2861]

thanks mam

[@justsanaldhings4587]

🔥🔥🔥🔥❤️

[@kkrvideos7539]

TQ mam 👍

[@MANOJKUMAR-dv1gs]

Nice

[@Lynxsis]

thanks mate

[@hiteshchavda5505]

Beautiful..

[@435mahendraepparla3]

Subtiles needed mam

[@vyankateshdhage8315]

thanks you

[@chevurubindu1357]

Tq madam 😘

[@thenewstarshorts52]

Thanks so much mam

[@sishir_jana]

valo hoeche

[@hiteshchavda5505]

Powerful lady..

[@kashan-hussain3948]

Thank you Ms

[@nikhilk31]

thanks

[@rakshithreings7701]

Thank u mam

[@luizferreira3986]

Thank you so much

[@circuitsanalytica4348]

Nice video right....

[@acem20242]

Nice ma'am

[@Naveenkumar-he9jk]

Thank you madam

[@sazzadulislamshovon4819]

What a explanation

[@CLOKESH-xh5gg]

2-input AND&OR gate explain

[@veerapallirohith8449]

Super madam

[@sarveshsk2315]

Circute😅😅😅😅😀😀😁😁🤣😂

[@anjumanju9951]

thanks maam

[@telugueswaramma3541]

Tanks mem

[@buntyGamer101]

Mem hindi ne samja dijiye

[@soundsoftheworld892]

RIP English

[@pawecegieka7790]

NOT HELPFUL

[@MuhammadShahzad-ni1ix]

Nice

[@MATHEMATICSBYNITianHimanshu]

thanks mam

[@raghuvulli]

thank u very very much mam

[@Ray_yt666]

Thank u so much.

[@saikatmondal8704]

Thanks

[@Jatin.Mudgil07]

Thank you mam

[@Shree29k]

Nice

[@panditsasirekha]

Thank you mam

[@circuitsanalytica4348]

Really nice video, isn't it?