Lecture 39

Verilog Modeling of Shift Registers with and without Shift Control. Modeling a Multi-Function Register. Modeling Counters and their Testbenches. Modeling a Clock Frequency Divider.