CSCE 611 Fall 2024 Lecture 4: HDL Design 2

Topics:
(1) Structural and behavioral SystemVerilog
(2) The "logic" type
(3) The "assign" statement
(4) SystemVerilog Operators
(5) QuestaSim
(6) Quartus
(7) Lab skeleton and course scripts