Verilog HDL Tutorial: An N-Bit Up Counter Synchronous Clock with Xilinx Vivado |

[@leongsengcheong4194]

Thanks for sharing hdl related content, will try to learn from your videos

[@Problem_Solut1ons]

You can suggest the problem statements, and will try to solve them using tools as per requirement and time.