Think Electronics
Think Electronics
  • 1
  • 63 000
Design a CMOS inverter using Cadence Virtuoso
Welcome all, this is my first video here on UA-cam.
In this video, we will talk about the steps of designing a CMOS inverter in Cadence Virtuoso Analog Environment and some of the trade-offs that governs this process.
We will get familiar with Cadence's Schematic and ADE L and know how to do parametric analysis. We will learn also how to do both DC and Transient simulations. We will learn too how to measure the total and static power and change the VTC.
==========================================
Know more about the topics discussed in this video from these great books:
[1] Microelectronic Circuits, 6th Edition - Adel S. Sedra and Kenneth C. Smith, goo.gl/K8KTWt
[2] Design of Analog CMOS Integrated Circuits - Behzad Razavi, goo.gl/ekBHVH
[3] Analysis and Design of Analog Integrated Circuits, 5th Edition - Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, goo.gl/ahJzGi
[4] Digital Integrated Circuits, 2nd Edition - Jan M. Rabaey , Anantha Chandrakasan, Borivoje Nikolic, goo.gl/imLyL4
If you find this video useful like it and subscribe to the channel and if you have any questions or comments, please leave them in the comments area.
==========================================
Know more about us and the mission of the channel:
Facebook: goo.gl/VrfeTh
Twitter : goo.gl/95IBbM
Google+ : goo.gl/hDm8x5
Let us to know if you have any suggestions or comments on one or more of our videos. This will help us in making them better, so you too will benefit from the quality improvement of our videos.
Переглядів: 63 000

Відео

КОМЕНТАРІ

  • @gate-way8072
    @gate-way8072 2 роки тому

    Thank you for this wonderful video and explanation is clear. It helped me alot

  • @pavankumarkori715
    @pavankumarkori715 3 роки тому

    i have a doubt if in cadence how i increase my sterngth of inverter

  • @samu50z
    @samu50z 3 роки тому

    Can we do tapeout with gpdk 90nm designed in cadence

  • @muiduddinchowdhury
    @muiduddinchowdhury 4 роки тому

    How can I add the tsmcN65 technology library ti cadence virtuoso? Help me, please.

  • @yoganandaynr1672
    @yoganandaynr1672 4 роки тому

    Very Nice explanation and demonstration Sir. Thank you

  • @sumitrana2616
    @sumitrana2616 4 роки тому

    Due to COVID19 Pandemic colleges are not opening and I can't access the cadence software so I searched for an open source software and I found GLADE. Check out my playlist on Layout Designing using GLADE. #LearnFromHome VLSI Layout Designing using GLADE (Open Source Software) Playlist Link:- ua-cam.com/play/PLWcG9vtrFH0YVZvd3yf2Xmm_Gl0y-XXz6.html Video 1: All the CMOS Design Rules are explained. Video 1 link: ua-cam.com/video/b3IlK1WZIHA/v-deo.html Video 2&3: Glade Downloading, Setup and Configuration. Video 2 link: ua-cam.com/video/LMZ3O6Akfro/v-deo.html Video 3 link: ua-cam.com/video/1ueSinMmqkA/v-deo.html Video 4: Designing Layout of nMOS and pMOS is explained. Video 4 link: ua-cam.com/video/oOblwp65WFA/v-deo.html Video 5: Designing CMOS Inverter Layout using 1 metal layer is explained in detail. Video 5 link: ua-cam.com/video/Qr0nTPo-Ri0/v-deo.html Video 6: Verification of Designed Inverter Layout using LT Spice. Video 6 link: ua-cam.com/video/kvrF6Zv6Y_U/v-deo.html Video 7: Designing CMOS Inverter Layout by using 2 metal layers and Vias. Video 7 link: ua-cam.com/video/HZopqROB2GA/v-deo.html Video 8: Designing 2 Input CMOS NAND Gate. Video 8 link: ua-cam.com/video/41067AYX_do/v-deo.html Video 9: Verification of Designed NAND Gate Layout using LT Spice. Video 9 link: ua-cam.com/video/3pufZ6InuHQ/v-deo.html Video 10: Designing 2 Input CMOS NOR Gate. Video 10 link: ua-cam.com/video/skYC2UnJgQ4/v-deo.html GLADE is not Cadence but its quite good and feels similar in making the circuit schematic or designing the layout. Kindly Like, Share among your engineering friends so that they can also learn from home and subscribe to my Channel for more GLADE Tutorials. Your Support will be appreciated. Thank You

  • @SandeepGupta-re2cn
    @SandeepGupta-re2cn 4 роки тому

    Sir how to Install cadence software. There is no direct source to download this software. Please help me

  • @therandomchannel9226
    @therandomchannel9226 4 роки тому

    you called 4 as 5.. 450 475 hehe

  • @subashsk13
    @subashsk13 5 років тому

    Bro,i need to add 65nm technology,please tell how to add in my libreary

  • @VigneshD25
    @VigneshD25 5 років тому

    The best

  • @Gb-se7ei
    @Gb-se7ei 5 років тому

    Sir told me zener diode edit properties in analoglib

  • @rohansingh4359
    @rohansingh4359 6 років тому

    Dude where did you disappear? :/ The best explanation ever! We need the second part!

  • @babylonaliking
    @babylonaliking 6 років тому

    عزيزي اذا انت مصري ممكن عربي عمل هذا الفيديو

  • @thiruraja8040
    @thiruraja8040 7 років тому

    is the average power consider as total power? is there any rule is to set power supply voltage, transient analysis time period, time period and pulse width selection. or as our wish can we select? is there any related material share here..thirukvp@gmail.com

  • @tradingup10x
    @tradingup10x 8 років тому

    Best video so far... thanks

  • @saisatish1743
    @saisatish1743 9 років тому

    How to add analogLib again....if it was removed by-mistake?

  • @basmagamal4211
    @basmagamal4211 9 років тому

    thank you for this great demonstration but may I ask you why we didn't take the frequency and the probability of transition from zero to one in the account while we calculate the total power ?? and If we take them what will be the change thank you in advance

  • @briancrist9285
    @briancrist9285 9 років тому

    Thank you for this video! A rare combination of theory explanation, design insight and Virtuoso instruction in one video.