Tutorial on Timing path analysis | STA | SETUP | HOLD | COMMANDS | VLSIFAB

[@m.akareem8763]

Nice video
And
Awesome explanation Bro
Thank-You

[@VLSIFaB]

www.youtube.com/@VLSIFaB please share in your circle. Thanks for the comment

[@VLSIFaB]

Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

[@upparanarasimhulu7443]

Please upload as hold analysis. It's best CHANNEL FOR VLSI ENGINEERS. KEEP WE ALWAYS SUPPORT. THANKS. KEEP GOING

[@VLSIFaB]

Thanks ..

[@VLSIFaB]

Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

[@rajashreejc1173]

Hi sir..provide information for hold analysis too...good content sir....

[@VLSIFaB]

Please check the playlist for setup/hold videos.

[@VLSIFaB]

Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

[@nikitak3605]

am following all ur videos..really helpful.thanku ,keep uploading more on pd

[@VLSIFaB]

Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

[@nikitak3605]

Very nice.Please make videos on CTS

[@VLSIFaB]

Sure.thanks nikita

[@mayankshukla7775]

Really helpful sir..

[@VLSIFaB]

Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

[@priyasahoo4280]

Please make a video on CRPR and how it affects timing.
The information provided in this video is quite good.

[@VLSIFaB]

Please check cppr videos uploaded as per your request.. Please share in your circle

[@aravindreddykarre6473]

Please, upload videos on synthesis as well as total pnr flow. It's a best UA-cam channel in VLSI PHYSICAL DESIGN COURSE.

[@VLSIFaB]

Thanks.. synthesis video already there in the channel..total pnr flow I will give it.

[@VLSIFaB]

Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

[@kishorejanatha]

Hi please make hold analysis for this more help us

[@VLSIFaB]

Okay sure

[@VLSIFaB]

Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

[@StayInBliss]

yes

[@gauravkumarkashyap9353]

please make on hold as well.

[@User--jm5916]

If you don't mind can you tell why setup check is next clock cycle, hold check is same clock cycle

[@VLSIFaB]

Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html