How to use vivado for Beginners | Verilog code | Testbench | Schematic View
Вставка
- Опубліковано 15 вер 2024
- Hi friend
in this video you will able to leran how to use Vivado ,you can learn writing module and testbench. do simulation verify the module,view schematic etc
for more video like this watch below
👉verilog code for binary to gray converter with testbench and viceversa in Questasim
• verilog code for binar...
👉verilog code for exor gate using nand gate | Structural Modelling style in questasim
• verilog code for exor ...
👉Free online Verilog Simulator | EDA PLAYGROUND
• Free online Verilog Si...
👉How to use Questasim for Beginners | Schematic View | TestBench
• How to use Questasim f...
#plz_subscribe_my_channel #verilog
what is vivado,how do i run vivado,vivado, vivado tutorial, vivado tutorial,
thank you all for love❤ ,keep supporting and keep liking & subscribing🙏.
ua-cam.com/video/pTk1H50e8bI/v-deo.html
Verilog projects playlist
ua-cam.com/play/PLUn6cqainH8jZxS3ppSGPi3rNScz9cFZf.html
Thanks my brother becoz of u i understood clear picture of using vivado I'm ur new subscriber
I am really very happy to hear this.
Thank you for comment.
Happy learning.
Bro I had some doubts in structural modelling can I get a video on it
@@moviesera5250 ua-cam.com/video/6TS8dozKXBs/v-deo.html
This xnor gate designed using nand gate in structural modelling design style.
If u didn't understand plz do comment.
great video covering all basics
Thank you,plz keep supporting
So nice thanks crystal clear illustrations thanks
Keep learning 🙏🎉
Nice video ! this helped me a lot
Thank you for comment 🙏.
ty for this job
Thank you for this :)
I have a "Xilinx ZYNQ XC7Z010" board, sir. I'm new to Verilog; which board should I choose under Boards in the software? I'm using the Vivado 2021.2 programme.
During project creation it will give you option to select parts and board , select board and search for your FPGA board or after selecting parts you have to search for xc7z010. You will get it
Thanks for the video sir.
Sir, When I run the simulation it is taking forever.
It is basically stuck in run. Do you have any idea about this?
In test bench plz give $finish();
Before endmodule
@@anandrajofficial1
Sir, Thanks for the quick reply.
I did not include the test bench code.
I was thinking of giving inputs through the available Force constant option after running the simulation.
@@riyazbajishaik1596 then i think you have to stop simulation intentionally
Thanks
Brilliant
Thank you
While runing simulation in test bench I will get as invalid top module wt shld i do
Check module name
When I press schematic it opens a package window and a Device window and not a schematic window what do I do ?
it does not happened with me so i exactly can't say anything what is issues,plz search in google.you may find solution.
very nice...
Thank you
Which edition of vivado is used ??
May be 2017 but it is the same for all versions
Sir after installing this , how much of space it occupied overall? I have only 80gb free disk space , can i download or not😢
if you want to only simulate on device like zedboard or then 55-60gb but if u want to go for different series like ultrascale and plus then 75gb
@@anandrajofficial1 it's just to learn the vivado tool recommended by my college is there any alternative tool to learn verilog with less memory is available? Pls show me some way!
@@Nithish2604 try vivado with lower version like 2017 below , and during installation don't select ultrascale , ultrascale plus and SoC device to reduce memory
@@anandrajofficial1 ok sir thanks for replying
Sir If we want to display something in xilinix using verilog code ( like just writing hello world ) where can we see the display output in xilinix
Console panel is there
thank you so much, I have a one question what is the purpose of clock ?
Cloçk in digital circuit used to synchronize the element so that it can work properly.
Thanks for the easy to follow tutorial!
You're welcome!
Sir is it applicable to 2022 version??
Please 🙏 reply
Yes
@@anandrajofficial1 thank you 🙏🙏❤very much sir for replying
From Telangana, hyderabad
لو سمحت كلمة reg تظهر كلمة عادية وليست ملونة بالاحمر او الأزرق ؟!
While adding source vivado stucking no matter what the time taking, how to add source pls give a solution
Sirrrr....I want link to download it....can u plss give...tommorow is my practical exam
www.xilinx.com/support/download.html
go to this link , select the version and then click on
Xilinx Unified Installer 2022.2: Windows Self Extracting Web Installer . create account and then download
Hello it's taking too long to a create new project, is there any way I can fix it?? Kindly let me know if any..
Due to less RAM In pc,same happened with my pc too,.
How much RAM ur pc have?
If you want to do simulation only ,you can try with edaplayground.
@@anandrajofficial1 PC RAM is 8gb, actaully I needed to work on a project and I used to do small works on Icarus but I'll try once on edaplayground. Thank you!!
@@anjalin7935then it should work fine.for project vivado will be good.i don't know why it is slow in ur system.
does #10 mean wait for 10ns??
No it's not wait time, it's like first test input will be generated at 0 time and will continue till next time, now as it 10 hence previous test vector will be till 10ns and continue till next time
how to change font size in vivado text editor
Go to Tools->Settings then popup will come.in left side Tool Settings option will be there. In Tool Settings->Text Editor then expand text editor ->Fonts and colors then see right left size option is there. Then as per your comfort increase size.
In short
Tools->Settings->Text Editor->Fonts and colors
Then check top right side size option
Can you please give me link to download this Xilinx Vivado please?
www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive.html
Which simulator is best and free for beginners for verilog hdl ??
Eda simulator and iverilog in my knowledge
u can use intel quartus prime lite with modelsim intel fpga starter edition , both of which are free
how can I change the font size here???
Tool->option->fontmenu
@@anandrajofficial1 thank you
@@pavanm6078 most welcome
link please
Already somewhere in the comments
Critical error message during simulation
I am not familiar with this error please search in google you may get soln
Sir one verilog code for register.
Link sir
www.xilinx.com/support/download.html
Hiii sir please u can send me link 💕
Version kon sa hai? 14.7 ya 14.2
2017.4
Mtlb
Istra btay 14.7 ya 14.2
@@maryamwaseem8633 17.4
www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive.html
Ya xilinx hi hai ?
Thanks