Verilog HDL | Hierarchical Modelling Concepts | Design Methodology | VTU

[@PhantomUniverse]

Super teaching sir,
In all college, if sir like u it easy to move ahead

[@chetanmunavalli9951]

Thank u very much sir

[@deekshithbp3363]

thank u very much sir
u teaching is very good