STM32 MPU Config || #5. MPU Sub-Region setting

Поділитися
Вставка
  • Опубліковано 7 лют 2025

КОМЕНТАРІ • 6

  • @PiotrAdamczyk-yh3vv
    @PiotrAdamczyk-yh3vv Рік тому

    Thank you! Havent seen any other videos about this topic. Can you hint where to find more information about caches? I need to introduce it in my H7 project.

  • @edouardmalot51
    @edouardmalot51 2 роки тому

    Can we know the cost in CPU cycle to cache invalidate ? (Because it seems for simple transfert, it is quicker to do not have cache enable)

    • @ControllersTech
      @ControllersTech  2 роки тому

      As per the ST's recommendation, cache must be enabled for the complicated projects.

  • @thangnguyenduc6628
    @thangnguyenduc6628 3 роки тому

    nice video

  • @MrNhuthai
    @MrNhuthai 3 роки тому

    TEX level is set at level 0. So I think it should be "Strongly order", not "Non Cachable".

    • @ControllersTech
      @ControllersTech  3 роки тому +1

      Hmm good observation. Anyway strongly ordered and device memory, both are non cacheable regions.