Break Through the Memory Wall with Astera Labs' Leo CXL Memory Connectivity Controllers

[@Shrek_Holmes]

how are you decreasing bandwidth when the PCIE is further away from the CPU than local memory?. doesn't really add up