DV - SystemVerilog Unit 4 : 10 Reasons to justify Design Verification as separate field - Part 3/3

This video is 3 out of 3 series of videos highlighting the bigger picture why mere testbenches are not good enough for verification of modern complex ICs.