1.What if in the IBIS model for LVDS it mentioned NC (No model provided),then how to simulate those differential pairs . 2. Reason for why the Rx voltage level is more when compared to Tx during simulation (is it because of missing termination) or any proper reason. 3. Is there any reason for No resistor for high speed data bus between Tx n Rx. If any,what kind of termination it is? 4. I have IBIS model for an TX IC, for connector (RX) had s-parameter.is it possible to do simulation for single/differential signals between them ? If not how? help with needful info TQ.
Hi sir, How both postive and inverted signals gets generated at same time, as per MOSFET working, when postive side MOSFET is ON, the negative side is off, then how there is inverted signal generated.
Hey Selva, as I mentioned in the video, i/p signal of lvds driver generate one true and one complementary signal, using not operation if you look into the datasheet DSLVDS1047 there is a block diagram which ll help you to understand the internal logic
🔔 SUBSCRIBE FOR MORE ua-cam.com/users/esteempcb
What should be next topic to discuss here??🤔 Let me know in comment section below.
A tutorial on sigrity would be highly appreciated
Lot of more videos are coming this month on Sigrity and prelayout analysis stay tuned
awesome.. waiting for new course
Working on it, I will update it soon
1.What if in the IBIS model for LVDS it mentioned NC (No model provided),then how to simulate those differential pairs .
2. Reason for why the Rx voltage level is more when compared to Tx during simulation (is it because of missing termination) or any proper reason.
3. Is there any reason for No resistor for high speed data bus between Tx n Rx. If any,what kind of termination it is?
4. I have IBIS model for an TX IC, for connector (RX) had s-parameter.is it possible to do simulation for single/differential signals between them ? If not how?
help with needful info
TQ.
Nice Set of Questions @Suresh,
I ll cover those while Q&A
@@EsteemPCB tq
Hi sir,
How both postive and inverted signals gets generated at same time, as per MOSFET working, when postive side MOSFET is ON, the negative side is off, then how there is inverted signal generated.
Hey Selva, as I mentioned in the video, i/p signal of lvds driver generate one true and one complementary signal, using not operation if you look into the datasheet DSLVDS1047 there is a block diagram which ll help you to understand the internal logic
@@EsteemPCB thanks sir
good.
Great
Thanks
Bro you talk so fast.
It is very hard to catch up so fast
Thanks I ll improve on that