Component declaration and instantiation | VHDL | Digital Design | Lec-17

Поділитися
Вставка
  • Опубліковано 14 бер 2024
  • Digital IC Design - VHDL
    Component declaration and instantiation
    Lec-16 : • Conditional and select...
    Lec-18 : • VHDL and Verilog codes...

КОМЕНТАРІ • 1

  • @user-xj5yd7qq2b
    @user-xj5yd7qq2b 3 місяці тому

    Sir ..your video is very good but it can't be viral without a attractive thumbnail. So do this and help to reach this video for others