CLOCK TREE SYNTHESIS (CTS) | INNOVUS | ENCOUNTER | PHYSICAL DESIGN | ASIC | ELECTRONICS | VLSIFaB

Поділитися
Вставка
  • Опубліковано 26 січ 2025

КОМЕНТАРІ • 56

  • @alphabeta8298
    @alphabeta8298 5 років тому +3

    Best video for CTS.. expecting more such kind of video..

  • @amitthakur7983
    @amitthakur7983 5 років тому +1

    Nice video sir..i have never seen with that details..keep it up

  • @runupathak6865
    @runupathak6865 4 роки тому +1

    Nice video 👌 10/10

  • @pranotisalankar7418
    @pranotisalankar7418 3 роки тому +4

    Hi VlSIFAB team. Thank you for your effort. These are very useful videos. Could you please explain how to fix setup and hold violations ? Thank you

    • @VLSIFaB
      @VLSIFaB  3 роки тому +2

      Check the playlist.. already videos on setup and hold present

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @srinukatari9939
    @srinukatari9939 5 років тому +1

    Very good video for Learners

    • @VLSIFaB
      @VLSIFaB  5 років тому

      thanks ..kindly check for other videos also..

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @StayInBliss
    @StayInBliss 5 років тому +1

    grt work sir

  • @thesigmacorporates08
    @thesigmacorporates08 5 років тому +1

    Nyc video

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @gopik4686
    @gopik4686 6 років тому +1

    Nice video

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @krishna420hrushi
    @krishna420hrushi Рік тому +1

    Hi sir ,next post CTS optimization video ..i m not able to find

  • @dipankarsaha702
    @dipankarsaha702 6 років тому +2

    Thank you very much Sir....I came to know so many things like what are the inputs are needed for CTS,what are the contents of spec file etc....please discuss when we do skew grouping,how to balance the skew ...I mean what tool does internally to solve the issues in CTS....

    • @VLSIFaB
      @VLSIFaB  6 років тому

      Dipankar Saha sure..will discuss this things

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @sairam9738
    @sairam9738 3 роки тому +1

    Hi VlsiFab team....very clearly explained... can you guys make a video on Post CTS optimisation and its techniques in detail ?

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @vedavyas8496
    @vedavyas8496 4 роки тому +1

    ur videos are good. when willl u post clock tree optimization? can u make it fast. thanku for informational stuff

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @vbr87
    @vbr87 4 роки тому +2

    please explain why do we need to generate the clcok spec file before staring the cts, and how it is different than sdc file why can't we use sdc file directly instead of spec file?

    • @VLSIFaB
      @VLSIFaB  4 роки тому

      yes we need to generate the file (in case you dont have the constraints with you) in spec file we give constraints specific to cts stage so you can think it as an sdc only but with some additional info like ndr, crosstalk..

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @FerozAhmed_PhysicalDesign
    @FerozAhmed_PhysicalDesign 5 років тому +1

    the video content and explanation is good but please upload in order, if you are explaining CTS then CTO should be next but all the parts of all stages are missing this makes all videos incomplete.. its a suggestion, your work is amazing just complete what is expected next without jumping to next stage.

    • @VLSIFaB
      @VLSIFaB  5 років тому

      Thanks feroz.. definitely i hv understand u r point..but till now i was making videos on ppl demand.. anyways I hv series of playlist..you can check it in the playlist section..i am working and making some more fruitful videos for the beginner's

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @vizier_of_the_dead
    @vizier_of_the_dead 4 роки тому +1

    Do you have a full playlist of all the videos related to PnR? This is very helpful

    • @VLSIFaB
      @VLSIFaB  4 роки тому

      No...but It's been divided in floorplan placement CTS Routing. Routing yet to come..others are in the playlist itself.

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @tuhindas9487
    @tuhindas9487 5 років тому +1

    VLSI fab thank you so much, can you tell me after desining a layout in cadence Innovus, how can I calculate/get at what frequency my ASIC will work?

    • @fixeco4013
      @fixeco4013 5 років тому

      Tuhin Das the frequency depends on what you designed ,if it meet your request,it is the frequency

    • @rkmag1141
      @rkmag1141 4 роки тому

      One way is to check sign off worst negative slack.

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @tejaswinik836
    @tejaswinik836 5 років тому +1

    can you pls explain how to solve drc's, and how to do power planning

    • @VLSIFaB
      @VLSIFaB  4 роки тому

      Sure .stay tuned to 5 minute series, will upload it for sure shortly.

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @komatisurendra4751
    @komatisurendra4751 2 роки тому

    Hii sir my insertion delay is -1.556 this value after post CTS is completed but how to reduce these value in post CTS

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

  • @user-yh7tt4pf6x
    @user-yh7tt4pf6x 4 роки тому

    How to restore the design init.enc?

  • @nishangkhamar4540
    @nishangkhamar4540 3 роки тому

    can you please share link for post CTS optimization and cts balancing ?

    • @VLSIFaB
      @VLSIFaB  3 роки тому

      will be uploading next week.

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html

    • @krishna420hrushi
      @krishna420hrushi Рік тому

      Can u share this 2nd video sir

  • @felipeferreira1960
    @felipeferreira1960 2 роки тому

    Hello, how are you?
    Can anyone tell me how I can specify the constraint for a pin of the "inout" type?
    Should I specify as input and output individually? Thanks

    • @VLSIFaB
      @VLSIFaB  2 роки тому

      Please share latest video of vlsifab in your circle ua-cam.com/video/xrVyGz6Bzu8/v-deo.html