Відео

Capture schematic of two-stage operational amplifier, create its symbol and Simulate the Transient analysis.

Capture schematic of Common Source Amplifier with PMOS Current Mirror Load. Simulate the Transient, AC and DC analysis, design the layout of Common Source Amplifier and check for DRC, LVS and parasitic extraction.

Capture the schematic of 2-input CMOS NAND gate and set the widths of NAND gate with Wn = 20μ, Wp = 40μ, length at selected technology. Simulate the Transient, AC and DC analysis, design the layout of NAND and check for DRC, LVS and parasitic extraction.

Capture the schematic of CMOS inverter and set the widths of inverter with Wn = 20μ, Wp = 40μ and length at selected technology. Simulate the Transient, AC and DC analysis, design the layout of inverter and check for DRC, LVS and parasitic extraction.

TRANSFER FUNCTION FROM ELECTRICAL CIRCUIT

Numerical on state model

Lag,Lead, Lag Lead Compensators

Signal Flow Graph FROM ELECTRICAL CIRCUIT

ROOT LOCUS

Bode Plot Part 4

Bode Plot Part 3

Bode Plot Part 2

Bode Plot_Part_1

ROUTH HURWITZ CRITERIA CASE 2

M_4_ROUTH HURWITZ CRITERIA CASE 1

ROUTH HURWITZ CRITERIA

M_5_Obtaining TF from state model

18EC43_M_5_state variable analysis

Module_5_Polar_Plot

Module_2 Signal Flow Graphs

CONVERSION OF EQUIVALENT MECHANICAL SYSTEM INTO F V ANALOGOUS CIRCUIT

M_2_BLOCK DIAGRAM REDUCTION

FORCE VOLTAGE ANALOGY_18EC43_M_1

CONTROL SYSTEMS INTRODUCTION

MODULE 5 3 Transistor DRAM

MODULE 5 Scan Design and BIST

MODULE 4 Asynchronous reset

MODULE 4 Synchronous reset

MODULE 4_Precharge and Evaluate logic