Pramod Somashekar
Pramod Somashekar
  • 5
  • 4 064
About Investigating, Interpreting & Resolving Timing Issues in FPGA Cores
#CoinOpCollection's pr4m0d discusses resolving and interpreting timing issues in FPGA cores.
Переглядів: 320

Відео

Schematic Modeling & The Role of Schematics in an FPGA Core41:44Schematic Modeling & The Role of Schematics in an FPGA Core
Schematic Modeling & The Role of Schematics in an FPGA Core
Переглядів 2,3 тис.Місяць тому
pr4m0d from the #CoinOpCollection discusses what information and role the schematic provides in the FPGA core building process.
Using Documented & Physical Informational Sources for FPGA Cores46:02Using Documented & Physical Informational Sources for FPGA Cores
Using Documented & Physical Informational Sources for FPGA Cores
Переглядів 243Місяць тому
Pr4m0d from the #CoinOpCollection discusses and shows how he uses different informational and physical sources to program an FPGA core.
Y-Unit Sound Board Part 2: CVSD implementation45:42Y-Unit Sound Board Part 2: CVSD implementation
Y-Unit Sound Board Part 2: CVSD implementation
Переглядів 1494 місяці тому
pr4m0d of the #CoinOpCollection discusses the implementation of the CVSD sound board on the Williams Y Unit.
Midway Z and Y Unit FPGA/ Core Overview56:36Midway Z and Y Unit FPGA/ Core Overview
Midway Z and Y Unit FPGA/ Core Overview
Переглядів 1,1 тис.5 місяців тому
#CoinOpCollection's pr4m0d discusses the Midway Z and Y Unit as well as the challenges in terms of making an FPGA core on the system.